VAR-SOM-SD600 gpio: Difference between revisions
From Variscite Wiki
(Created page with "= GPIOs features = <div>The APQ8064 SoC GPIOs features are as follows</div> *90 GPIO pins (GPIO_0 to GPIO_89) *Configurable pull-up/down *Configurable output drive current *In...") |
No edit summary |
||
| (7 intermediate revisions by the same user not shown) | |||
| Line 8: | Line 8: | ||
= GPIO manipulation = | = GPIO manipulation = | ||
<div><div>GPIO manipulation is done through the standard gpiolib<br/>The usage / API is well described in kernel/Documentation/gpio.txt. | <div><div>GPIO manipulation is done through the standard gpiolib<br/>The usage / API is well described in kernel/Documentation/gpio.txt. | ||
Additional useful links: [http://elinux.org/GPIO http://elinux.org/GPIO] | Additional useful links: | ||
[http://elinux.org/GPIO http://elinux.org/GPIO] | |||
[https://developer.ridgerun.com/wiki/index.php/Gpio-int-test.c https://developer.ridgerun.com/wiki/index.php/Gpio-int-test.c] | [https://developer.ridgerun.com/wiki/index.php/Gpio-int-test.c https://developer.ridgerun.com/wiki/index.php/Gpio-int-test.c] | ||
| Line 15: | Line 17: | ||
[http://mondi.web.cs.unibo.it/gpio_control.html http://mondi.web.cs.unibo.it/gpio_control.html] | [http://mondi.web.cs.unibo.it/gpio_control.html http://mondi.web.cs.unibo.it/gpio_control.html] | ||
= PinMux configuration = | |||
GPIO mux configuration is done in kernel\arch\arm\mach-msm\board-8064-gpiomux.c At apq8064_init_gpiomux(void) you can find several examples of pinmux configuration. or example struct apq8064_gsbi2_UART2_configs configures GPIO pins 22,23,24 and 25 to serial port. | |||
<br/> | <br/> | ||
= Generic serial bus interface (GSBI) = | |||
The APQ8064 implements twelve Generic Serial Bus Interface (GSBI) ports. GSBI ports :an be configured for: | |||
*UART_DM | |||
*I2C | |||
*SPI | |||
*General-purpose I/O (GPIO) bits | |||
Please refer to datasheet section: "Table 4_2 Detailed serial interface pinout" for elaborated list. | |||
Latest revision as of 14:42, 4 May 2014
GPIOs features
The APQ8064 SoC GPIOs features are as follows
- 90 GPIO pins (GPIO_0 to GPIO_89)
- Configurable pull-up/down
- Configurable output drive current
- Interruptable GPIOs
GPIO manipulation
GPIO manipulation is done through the standard gpiolib
The usage / API is well described in kernel/Documentation/gpio.txt.
The usage / API is well described in kernel/Documentation/gpio.txt.
Additional useful links:
https://developer.ridgerun.com/wiki/index.php/Gpio-int-test.c
https://developer.ridgerun.com/wiki/index.php/How_to_use_GPIO_signals
http://mondi.web.cs.unibo.it/gpio_control.html
PinMux configuration
GPIO mux configuration is done in kernel\arch\arm\mach-msm\board-8064-gpiomux.c At apq8064_init_gpiomux(void) you can find several examples of pinmux configuration. or example struct apq8064_gsbi2_UART2_configs configures GPIO pins 22,23,24 and 25 to serial port.
Generic serial bus interface (GSBI)
The APQ8064 implements twelve Generic Serial Bus Interface (GSBI) ports. GSBI ports :an be configured for:
- UART_DM
- I2C
- SPI
- General-purpose I/O (GPIO) bits
Please refer to datasheet section: "Table 4_2 Detailed serial interface pinout" for elaborated list.